


SN54LVC14A, SN74LVC14A HEX SCHMITT-TRIGGER INVERTERS


SCAS285R – MARCH 1993 – REVISED SEPTEMBER 2002

- Operate From 1.65 V to 3.6 V
- Inputs Accept Voltages to 5.5 V
- Max t_{pd} of 6.4 ns at 3.3 V
- Typical V_{OLP} (Output Ground Bounce) <0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Typical V_{OHV} (Output V_{OH} Undershoot) >2 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)


SN54LVC14A ... J OR W PACKAGE
SN74LVC14A ... D, DB, DGV, NS,
OR PW PACKAGE
(TOP VIEW)



SN74LVC14A ... RGY PACKAGE
(TOP VIEW)



SN54LVC14A ... FK PACKAGE
(TOP VIEW)



NC – No internal connection

description/ordering information

The SN54LVC14A hex Schmitt-trigger inverter is designed for 2.7-V to 3.6-V V_{CC} operation, and the SN74LVC14A hex Schmitt-trigger inverter is designed for 1.65-V to 3.6-V V_{CC} operation.

The devices contain six independent inverters, and perform the Boolean function $Y = \bar{A}$.

Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators in a mixed 3.3-V/5-V system environment.

ORDERING INFORMATION

T_A	PACKAGE†		ORDERABLE PART NUMBER	TOP-SIDE MARKING
–40°C to 85°C	QFN – RGY	Tape and reel	SN74LVC14ARGYR	LC14A
	SOIC – D	Tube	SN74LVC14AD	LVC14A
		Tape and reel	SN74LVC14ADR	
	SOP – NS	Tape and reel	SN74LVC14ANSR	LVC14A
	SSOP – DB	Tape and reel	SN74LVC14ADBR	LC14A
	TSSOP – PW	Tape and reel	SN74LVC14APWR	LC14A
TVSOP – DGV	Tape and reel	SN74LVC14ADGVR	LC14A	
–55°C to 125°C	CDIP – J	Tube	SNJ54LVC14AJ	SNJ54LVC14AJ
	CFP – W	Tube	SNJ54LVC14AW	SNJ54LVC14AW
	LCCC – FK	Tube	SNJ54LVC14AFK	SNJ54LVC14AFK

† Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

 **TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 2002, Texas Instruments Incorporated
On products compliant to MIL-PRF-38535, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.


SN54LVC14A, SN74LVC14A HEX SCHMITT-TRIGGER INVERTERS

SCAS285R – MARCH 1993 – REVISED SEPTEMBER 2002

FUNCTION TABLE
(each inverter)

INPUT A	OUTPUT Y
H	L
L	H

logic diagram, each inverter (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	-0.5 V to 6.5 V
Input voltage range, V_I (see Note 1)	-0.5 V to 6.5 V
Output voltage range, V_O (see Notes 1 and 2)	-0.5 V to $V_{CC} + 0.5$ V
Input clamp current, I_{IK} ($V_I < 0$)	-50 mA
Output clamp current, I_{OK} ($V_O < 0$)	-50 mA
Continuous output current, I_O	± 50 mA
Continuous current through V_{CC} or GND	± 100 mA
Package thermal impedance, θ_{JA} (see Note 3): D package	86°C/W
(see Note 3): DB package	96°C/W
(see Note 3): DGV package	127°C/W
(see Note 3): NS package	76°C/W
(see Note 3): PW package	113°C/W
(see Note 4): RGY package	47°C/W
Storage temperature range, T_{stg}	-65°C to 150°C

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES:
1. The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
 2. The value of V_{CC} is provided in the recommended operating conditions table.
 3. The package thermal impedance is calculated in accordance with JESD 51-7.
 4. The package thermal impedance is calculated in accordance with JESD 51-5.

SN54LVC14A, SN74LVC14A HEX SCHMITT-TRIGGER INVERTERS

SCAS285R – MARCH 1993 – REVISED SEPTEMBER 2002

recommended operating conditions (see Note 5)

		SN54LVC14A		SN74LVC14A		UNIT		
		MIN	MAX	MIN	MAX			
V _{CC}	Supply voltage	Operating		2	3.6	1.65	3.6	V
		Data retention only		1.5		1.5		
V _I	Input voltage	0	5.5	0	5.5			V
V _O	Output voltage	0	V _{CC}	0	V _{CC}			V
I _{OH}	High-level output current	V _{CC} = 1.65 V					-4	mA
		V _{CC} = 2.3 V					-8	
		V _{CC} = 2.7 V			-12		-12	
		V _{CC} = 3 V			-24		-24	
I _{OL}	Low-level output current	V _{CC} = 1.65 V					4	mA
		V _{CC} = 2.3 V					8	
		V _{CC} = 2.7 V			12		12	
		V _{CC} = 3 V			24		24	
T _A	Operating free-air temperature	-55	125	-40	85			°C

NOTE 5: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

SN54LVC14A, SN74LVC14A HEX SCHMITT-TRIGGER INVERTERS

SCAS285R – MARCH 1993 – REVISED SEPTEMBER 2002

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	SN54LVC14A			SN74LVC14A			UNIT	
			MIN	TYP†	MAX	MIN	TYP†	MAX		
V _{T+} Positive-going threshold		2.7 V	0.8		2	0.8		2	V	
		3 V	0.8		2	0.8		2		
		3.6 V	0.8		2	0.8		2		
V _{T-} Negative-going threshold		2.7 V	0.4		1.4	0.4		1.4	V	
		3 V	0.6		1.5	0.6		1.5		
		3.6 V	0.8		1.8	0.8		1.8		
ΔV _T Hysteresis (V _{T+} - V _{T-})		2.7 V	0.3		1.1	0.3		1.1	V	
		3 V	0.3		1.2	0.3		1.2		
		3.6 V	0.3		1.2	0.3		1.2		
V _{OH}	I _{OH} = -100 μA	1.65 V to 3.6 V				V _{CC} -0.2			V	
		2.7 V to 3.6 V	V _{CC} -0.2							
	I _{OH} = -4 mA	1.65 V			1.2					
	I _{OH} = -8 mA	2.3 V			1.7					
	I _{OH} = -12 mA	2.7 V	2.2		2.2					
		3 V	2.4		2.4					
I _{OH} = -24 mA	3 V	2.2		2.2						
V _{OL}	I _{OL} = 100 μA	1.65 V to 3.6 V				0.2			V	
		2.7 V to 3.6 V			0.2					
	I _{OL} = 4 mA	1.65 V				0.45				
	I _{OL} = 8 mA	2.3 V				0.7				
	I _{OL} = 12 mA	2.7 V			0.4		0.4			
		3 V			0.55		0.55			
I _I	V _I = 5.5 V or GND	3.6 V			±5			±5	μA	
I _{CC}	V _I = V _{CC} or GND, I _O = 0	3.6 V			10			10	μA	
ΔI _{CC}	One input at V _{CC} - 0.6 V, Other inputs at V _{CC} or GND	2.7 V to 3.6 V			500			500	μA	
C _i	V _I = V _{CC} or GND	3.3 V			5			5	pF	

† All typical values are at V_{CC} = 3.3 V, T_A = 25°C.

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN54LVC14A				UNIT
			V _{CC} = 2.7 V		V _{CC} = 3.3 V ± 0.3 V		
			MIN	MAX	MIN	MAX	
t _{pd}	A	Y		7.5	1	6.4	ns



SN54LVC14A, SN74LVC14A HEX SCHMITT-TRIGGER INVERTERS

SCAS285R – MARCH 1993 – REVISED SEPTEMBER 2002

switching characteristics over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	SN74LVC14A						UNIT		
			V _{CC} = 1.8 V		V _{CC} = 2.5 V ± 0.2 V		V _{CC} = 2.7 V			V _{CC} = 3.3 V ± 0.3 V	
			TYP	MIN	MAX	MIN	MAX	MIN		MAX	
t _{pd}	A	Y	13.7		7.8		7.5		1	6.4	ns
t _{sk(o)}									1		ns


operating characteristics, T_A = 25°C

PARAMETER	TEST CONDITIONS	V _{CC} = 1.8 V	V _{CC} = 2.5 V	V _{CC} = 3.3 V	UNIT
		TYP	TYP	TYP	
C _{pd} Power dissipation capacitance per inverter	f = 10 MHz	11	12	15	pF

SN54LVC14A, SN74LVC14A HEX SCHMITT-TRIGGER INVERTERS

SCAS285R – MARCH 1993 – REVISED SEPTEMBER 2002


PARAMETER MEASUREMENT INFORMATION




LOAD CIRCUIT

TEST	S1
t _{PLH} /t _{PHL}	Open
t _{PLZ} /t _{PZL}	V _{LOAD}
t _{PHZ} /t _{PZH}	GND


V _{CC}	INPUTS		V _M	V _{LOAD}	C _L	R _L	V _Δ
	V _I	t _r /t _f					
1.8 V ± 0.15 V	V _{CC}	≤ 2 ns	V _{CC} /2	2 × V _{CC}	30 pF	1 kΩ	0.15 V
2.5 V ± 0.2 V	V _{CC}	≤ 2 ns	V _{CC} /2	2 × V _{CC}	30 pF	500 Ω	0.15 V
2.7 V	2.7 V	≤ 2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V
3.3 V ± 0.3 V	2.7 V	≤ 2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V




VOLTAGE WAVEFORMS
PULSE DURATION



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING

- NOTES:
- C_L includes probe and jig capacitance.
 - Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_O = 50 Ω.
 - The outputs are measured one at a time with one transition per measurement.
 - t_{PLZ} and t_{PHZ} are the same as t_{dis}.
 - t_{PZL} and t_{PZH} are the same as t_{en}.
 - t_{PLH} and t_{PHL} are the same as t_{pd}.
 - All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

J (R-GDIP-T**)

CERAMIC DUAL-IN-LINE


14 LEADS SHOWN



- NOTES: A. All linear dimensions are in inches (millimeters).
 B. This drawing is subject to change without notice.
 C. This package is hermetically sealed with a ceramic lid using glass frit.
 D. Index point is provided on cap for terminal identification.
 E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, and GDIP1-T20

W (R-GDFP-F14)

CERAMIC DUAL FLATPACK




- NOTES:
- A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. This package can be hermetically sealed with a ceramic lid using glass frit.
 - D. Index point is provided on cap for terminal identification only.
 - E. Falls within MIL STD 1835 GDFP1-F14 and JEDEC MO-092AB

FK (S-CQCC-N**)

LEADLESS CERAMIC CHIP CARRIER

28 TERMINAL SHOWN




4040140/D 10/96

- NOTES:
- A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 - C. This package can be hermetically sealed with a metal lid.
 - D. The terminals are gold plated.
 - E. Falls within JEDEC MS-004

DGV (R-PDSO-G**)

PLASTIC SMALL-OUTLINE


24 PINS SHOWN



- NOTES: A. All linear dimensions are in millimeters.
 B. This drawing is subject to change without notice.
 C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
 D. Falls within JEDEC: 24/48 Pins – MO-153
 14/16/20/56 Pins – MO-194

RGY (S–PQFP–N14)

PLASTIC QUAD FLATPACK




- NOTES:
- A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. QFN (Quad Flatpack No-Lead) Package configuration.
 - D. The Package thermal performance may be enhanced by bonding the thermal die pad to an external thermal plane. This pad is electrically and thermally connected to the backside of the die and possibly selected ground leads.

D (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

8 PINS SHOWN




- NOTES: A. All linear dimensions are in inches (millimeters).
 B. This drawing is subject to change without notice.
 C. Body dimensions do not include mold flash or protrusion, not to exceed 0.006 (0,15).
 D. Falls within JEDEC MS-012

NS (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

14 PINS SHOWN




- NOTES: A. All linear dimensions are in millimeters.
 B. This drawing is subject to change without notice.
 C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.

DB (R-PDSO-G**)

PLASTIC SMALL-OUTLINE

28 PINS SHOWN




- NOTES: A. All linear dimensions are in millimeters.
 B. This drawing is subject to change without notice.
 C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
 D. Falls within JEDEC MO-150

PW (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

14 PINS SHOWN



4040064/F 01/97

- NOTES: A. All linear dimensions are in millimeters.
 B. This drawing is subject to change without notice.
 C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
 D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments
Post Office Box 655303
Dallas, Texas 75265